2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
|
|
|
|
* @file
|
2018-02-17 19:23:35 +01:00
|
|
|
* @brief CMSIS Cortex-M Peripheral Access Layer Header File
|
|
|
|
|
* for EFM32LG990F256
|
2019-11-06 23:25:53 +01:00
|
|
|
* @version 5.8.3
|
2018-12-30 22:59:20 +01:00
|
|
|
*******************************************************************************
|
2018-02-17 19:23:35 +01:00
|
|
|
* # License
|
2019-11-06 23:25:53 +01:00
|
|
|
* <b>Copyright 2019 Silicon Laboratories Inc. www.silabs.com</b>
|
2018-12-30 22:59:20 +01:00
|
|
|
*******************************************************************************
|
|
|
|
|
*
|
|
|
|
|
* SPDX-License-Identifier: Zlib
|
|
|
|
|
*
|
|
|
|
|
* The licensor of this software is Silicon Laboratories Inc.
|
|
|
|
|
*
|
|
|
|
|
* This software is provided 'as-is', without any express or implied
|
|
|
|
|
* warranty. In no event will the authors be held liable for any damages
|
|
|
|
|
* arising from the use of this software.
|
2018-02-17 19:23:35 +01:00
|
|
|
*
|
|
|
|
|
* Permission is granted to anyone to use this software for any purpose,
|
|
|
|
|
* including commercial applications, and to alter it and redistribute it
|
|
|
|
|
* freely, subject to the following restrictions:
|
|
|
|
|
*
|
|
|
|
|
* 1. The origin of this software must not be misrepresented; you must not
|
2018-12-30 22:59:20 +01:00
|
|
|
* claim that you wrote the original software. If you use this software
|
|
|
|
|
* in a product, an acknowledgment in the product documentation would be
|
|
|
|
|
* appreciated but is not required.
|
2018-02-17 19:23:35 +01:00
|
|
|
* 2. Altered source versions must be plainly marked as such, and must not be
|
2018-12-30 22:59:20 +01:00
|
|
|
* misrepresented as being the original software.
|
2018-02-17 19:23:35 +01:00
|
|
|
* 3. This notice may not be removed or altered from any source distribution.
|
|
|
|
|
*
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
#if defined(__ICCARM__)
|
|
|
|
|
#pragma system_include /* Treat file as system include file. */
|
|
|
|
|
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
|
|
|
|
|
#pragma clang system_header /* Treat file as system include file. */
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifndef EFM32LG990F256_H
|
|
|
|
|
#define EFM32LG990F256_H
|
|
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
extern "C" {
|
|
|
|
|
#endif
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @addtogroup Parts
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256 EFM32LG990F256
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
/** Interrupt Number Definition */
|
|
|
|
|
typedef enum IRQn{
|
|
|
|
|
/****** Cortex-M3 Processor Exceptions Numbers ********************************************/
|
|
|
|
|
NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M3 Non Maskable Interrupt */
|
|
|
|
|
HardFault_IRQn = -13, /*!< -13 Cortex-M3 Hard Fault Interrupt */
|
|
|
|
|
MemoryManagement_IRQn = -12, /*!< -12 Cortex-M3 Memory Management Interrupt */
|
|
|
|
|
BusFault_IRQn = -11, /*!< -11 Cortex-M3 Bus Fault Interrupt */
|
|
|
|
|
UsageFault_IRQn = -10, /*!< -10 Cortex-M3 Usage Fault Interrupt */
|
|
|
|
|
SVCall_IRQn = -5, /*!< -5 Cortex-M3 SV Call Interrupt */
|
|
|
|
|
DebugMonitor_IRQn = -4, /*!< -4 Cortex-M3 Debug Monitor Interrupt */
|
|
|
|
|
PendSV_IRQn = -2, /*!< -2 Cortex-M3 Pend SV Interrupt */
|
|
|
|
|
SysTick_IRQn = -1, /*!< -1 Cortex-M3 System Tick Interrupt */
|
|
|
|
|
|
|
|
|
|
/****** EFM32LG Peripheral Interrupt Numbers **********************************************/
|
|
|
|
|
|
|
|
|
|
DMA_IRQn = 0, /*!< 0 EFM32 DMA Interrupt */
|
|
|
|
|
GPIO_EVEN_IRQn = 1, /*!< 1 EFM32 GPIO_EVEN Interrupt */
|
|
|
|
|
TIMER0_IRQn = 2, /*!< 2 EFM32 TIMER0 Interrupt */
|
|
|
|
|
USART0_RX_IRQn = 3, /*!< 3 EFM32 USART0_RX Interrupt */
|
|
|
|
|
USART0_TX_IRQn = 4, /*!< 4 EFM32 USART0_TX Interrupt */
|
|
|
|
|
USB_IRQn = 5, /*!< 5 EFM32 USB Interrupt */
|
|
|
|
|
ACMP0_IRQn = 6, /*!< 6 EFM32 ACMP0 Interrupt */
|
|
|
|
|
ADC0_IRQn = 7, /*!< 7 EFM32 ADC0 Interrupt */
|
|
|
|
|
DAC0_IRQn = 8, /*!< 8 EFM32 DAC0 Interrupt */
|
|
|
|
|
I2C0_IRQn = 9, /*!< 9 EFM32 I2C0 Interrupt */
|
|
|
|
|
I2C1_IRQn = 10, /*!< 10 EFM32 I2C1 Interrupt */
|
|
|
|
|
GPIO_ODD_IRQn = 11, /*!< 11 EFM32 GPIO_ODD Interrupt */
|
|
|
|
|
TIMER1_IRQn = 12, /*!< 12 EFM32 TIMER1 Interrupt */
|
|
|
|
|
TIMER2_IRQn = 13, /*!< 13 EFM32 TIMER2 Interrupt */
|
|
|
|
|
TIMER3_IRQn = 14, /*!< 14 EFM32 TIMER3 Interrupt */
|
|
|
|
|
USART1_RX_IRQn = 15, /*!< 15 EFM32 USART1_RX Interrupt */
|
|
|
|
|
USART1_TX_IRQn = 16, /*!< 16 EFM32 USART1_TX Interrupt */
|
|
|
|
|
LESENSE_IRQn = 17, /*!< 17 EFM32 LESENSE Interrupt */
|
|
|
|
|
USART2_RX_IRQn = 18, /*!< 18 EFM32 USART2_RX Interrupt */
|
|
|
|
|
USART2_TX_IRQn = 19, /*!< 19 EFM32 USART2_TX Interrupt */
|
|
|
|
|
UART0_RX_IRQn = 20, /*!< 20 EFM32 UART0_RX Interrupt */
|
|
|
|
|
UART0_TX_IRQn = 21, /*!< 21 EFM32 UART0_TX Interrupt */
|
|
|
|
|
UART1_RX_IRQn = 22, /*!< 22 EFM32 UART1_RX Interrupt */
|
|
|
|
|
UART1_TX_IRQn = 23, /*!< 23 EFM32 UART1_TX Interrupt */
|
|
|
|
|
LEUART0_IRQn = 24, /*!< 24 EFM32 LEUART0 Interrupt */
|
|
|
|
|
LEUART1_IRQn = 25, /*!< 25 EFM32 LEUART1 Interrupt */
|
|
|
|
|
LETIMER0_IRQn = 26, /*!< 26 EFM32 LETIMER0 Interrupt */
|
|
|
|
|
PCNT0_IRQn = 27, /*!< 27 EFM32 PCNT0 Interrupt */
|
|
|
|
|
PCNT1_IRQn = 28, /*!< 28 EFM32 PCNT1 Interrupt */
|
|
|
|
|
PCNT2_IRQn = 29, /*!< 29 EFM32 PCNT2 Interrupt */
|
|
|
|
|
RTC_IRQn = 30, /*!< 30 EFM32 RTC Interrupt */
|
|
|
|
|
BURTC_IRQn = 31, /*!< 31 EFM32 BURTC Interrupt */
|
|
|
|
|
CMU_IRQn = 32, /*!< 32 EFM32 CMU Interrupt */
|
|
|
|
|
VCMP_IRQn = 33, /*!< 33 EFM32 VCMP Interrupt */
|
|
|
|
|
LCD_IRQn = 34, /*!< 34 EFM32 LCD Interrupt */
|
|
|
|
|
MSC_IRQn = 35, /*!< 35 EFM32 MSC Interrupt */
|
|
|
|
|
AES_IRQn = 36, /*!< 36 EFM32 AES Interrupt */
|
|
|
|
|
EBI_IRQn = 37, /*!< 37 EFM32 EBI Interrupt */
|
|
|
|
|
EMU_IRQn = 38, /*!< 38 EFM32 EMU Interrupt */
|
|
|
|
|
} IRQn_Type;
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_Core EFM32LG990F256 Core
|
|
|
|
|
* @{
|
|
|
|
|
* @brief Processor and Core Peripheral Section
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
|
|
|
|
#define __MPU_PRESENT 1U /**< Presence of MPU */
|
|
|
|
|
#define __VTOR_PRESENT 1U /**< Presence of VTOR register in SCB */
|
|
|
|
|
#define __NVIC_PRIO_BITS 3U /**< NVIC interrupt priority bits */
|
|
|
|
|
#define __Vendor_SysTickConfig 0U /**< Is 1 if different SysTick counter is used */
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_Core */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
|
|
|
|
* @defgroup EFM32LG990F256_Part EFM32LG990F256 Part
|
|
|
|
|
* @{
|
|
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
/** Part family */
|
|
|
|
|
#define _EFM32_GIANT_FAMILY 1 /**< Giant/Leopard Gecko EFM32LG/GG MCU Family */
|
|
|
|
|
#define _EFM_DEVICE /**< Silicon Labs EFM-type microcontroller */
|
|
|
|
|
#define _SILICON_LABS_32B_SERIES_0 /**< Silicon Labs series number */
|
|
|
|
|
#define _SILICON_LABS_32B_SERIES 0 /**< Silicon Labs series number */
|
|
|
|
|
#define _SILICON_LABS_GECKO_INTERNAL_SDID 74 /**< Silicon Labs internal use only, may change any time */
|
|
|
|
|
#define _SILICON_LABS_GECKO_INTERNAL_SDID_74 /**< Silicon Labs internal use only, may change any time */
|
|
|
|
|
#define _SILICON_LABS_32B_PLATFORM_1 /**< @deprecated Silicon Labs platform name */
|
|
|
|
|
#define _SILICON_LABS_32B_PLATFORM 1 /**< @deprecated Silicon Labs platform name */
|
|
|
|
|
|
|
|
|
|
/* If part number is not defined as compiler option, define it */
|
|
|
|
|
#if !defined(EFM32LG990F256)
|
|
|
|
|
#define EFM32LG990F256 1 /**< Giant/Leopard Gecko Part */
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/** Configure part number */
|
|
|
|
|
#define PART_NUMBER "EFM32LG990F256" /**< Part Number */
|
|
|
|
|
|
|
|
|
|
/** Memory Base addresses and limits */
|
2019-11-06 23:25:53 +01:00
|
|
|
#define FLASH_MEM_BASE (0x0UL) /**< FLASH base address */
|
|
|
|
|
#define FLASH_MEM_SIZE (0x10000000UL) /**< FLASH available address space */
|
|
|
|
|
#define FLASH_MEM_END (0xFFFFFFFUL) /**< FLASH end address */
|
|
|
|
|
#define FLASH_MEM_BITS (0x28UL) /**< FLASH used bits */
|
|
|
|
|
#define AES_MEM_BASE (0x400E0000UL) /**< AES base address */
|
|
|
|
|
#define AES_MEM_SIZE (0x400UL) /**< AES available address space */
|
|
|
|
|
#define AES_MEM_END (0x400E03FFUL) /**< AES end address */
|
|
|
|
|
#define AES_MEM_BITS (0x10UL) /**< AES used bits */
|
|
|
|
|
#define USBC_MEM_BASE (0x40100000UL) /**< USBC base address */
|
|
|
|
|
#define USBC_MEM_SIZE (0x40000UL) /**< USBC available address space */
|
|
|
|
|
#define USBC_MEM_END (0x4013FFFFUL) /**< USBC end address */
|
|
|
|
|
#define USBC_MEM_BITS (0x18UL) /**< USBC used bits */
|
|
|
|
|
#define EBI_CODE_MEM_BASE (0x12000000UL) /**< EBI_CODE base address */
|
|
|
|
|
#define EBI_CODE_MEM_SIZE (0xE000000UL) /**< EBI_CODE available address space */
|
|
|
|
|
#define EBI_CODE_MEM_END (0x1FFFFFFFUL) /**< EBI_CODE end address */
|
|
|
|
|
#define EBI_CODE_MEM_BITS (0x28UL) /**< EBI_CODE used bits */
|
|
|
|
|
#define PER_MEM_BASE (0x40000000UL) /**< PER base address */
|
|
|
|
|
#define PER_MEM_SIZE (0xE0000UL) /**< PER available address space */
|
|
|
|
|
#define PER_MEM_END (0x400DFFFFUL) /**< PER end address */
|
|
|
|
|
#define PER_MEM_BITS (0x20UL) /**< PER used bits */
|
|
|
|
|
#define RAM_MEM_BASE (0x20000000UL) /**< RAM base address */
|
|
|
|
|
#define RAM_MEM_SIZE (0x40000UL) /**< RAM available address space */
|
|
|
|
|
#define RAM_MEM_END (0x2003FFFFUL) /**< RAM end address */
|
|
|
|
|
#define RAM_MEM_BITS (0x18UL) /**< RAM used bits */
|
|
|
|
|
#define RAM_CODE_MEM_BASE (0x10000000UL) /**< RAM_CODE base address */
|
|
|
|
|
#define RAM_CODE_MEM_SIZE (0x20000UL) /**< RAM_CODE available address space */
|
|
|
|
|
#define RAM_CODE_MEM_END (0x1001FFFFUL) /**< RAM_CODE end address */
|
|
|
|
|
#define RAM_CODE_MEM_BITS (0x17UL) /**< RAM_CODE used bits */
|
|
|
|
|
#define EBI_MEM_BASE (0x80000000UL) /**< EBI base address */
|
|
|
|
|
#define EBI_MEM_SIZE (0x40000000UL) /**< EBI available address space */
|
|
|
|
|
#define EBI_MEM_END (0xBFFFFFFFUL) /**< EBI end address */
|
|
|
|
|
#define EBI_MEM_BITS (0x30UL) /**< EBI used bits */
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
/** Bit banding area */
|
2019-11-06 23:25:53 +01:00
|
|
|
#define BITBAND_PER_BASE (0x42000000UL) /**< Peripheral Address Space bit-band area */
|
|
|
|
|
#define BITBAND_RAM_BASE (0x22000000UL) /**< SRAM Address Space bit-band area */
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
/** Flash and SRAM limits for EFM32LG990F256 */
|
|
|
|
|
#define FLASH_BASE (0x00000000UL) /**< Flash Base Address */
|
|
|
|
|
#define FLASH_SIZE (0x00040000UL) /**< Available Flash Memory */
|
|
|
|
|
#define FLASH_PAGE_SIZE 2048U /**< Flash Memory page size */
|
|
|
|
|
#define SRAM_BASE (0x20000000UL) /**< SRAM Base Address */
|
|
|
|
|
#define SRAM_SIZE (0x00008000UL) /**< Available SRAM Memory */
|
2018-12-30 22:59:20 +01:00
|
|
|
#define __CM3_REV 0x0201U /**< Cortex-M3 Core revision r2p1 */
|
2018-02-17 19:23:35 +01:00
|
|
|
#define PRS_CHAN_COUNT 12 /**< Number of PRS channels */
|
|
|
|
|
#define DMA_CHAN_COUNT 12 /**< Number of DMA channels */
|
|
|
|
|
#define EXT_IRQ_COUNT 40 /**< Number of External (NVIC) interrupts */
|
|
|
|
|
|
|
|
|
|
/** AF channels connect the different on-chip peripherals with the af-mux */
|
2018-04-03 19:02:03 +02:00
|
|
|
#define AFCHAN_MAX 163U
|
|
|
|
|
#define AFCHANLOC_MAX 7U
|
2018-02-17 19:23:35 +01:00
|
|
|
/** Analog AF channels */
|
2018-04-03 19:02:03 +02:00
|
|
|
#define AFACHAN_MAX 53U
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
/* Part number capabilities */
|
|
|
|
|
|
|
|
|
|
#define USART_PRESENT /**< USART is available in this part */
|
|
|
|
|
#define USART_COUNT 3 /**< 3 USARTs available */
|
|
|
|
|
#define UART_PRESENT /**< UART is available in this part */
|
|
|
|
|
#define UART_COUNT 2 /**< 2 UARTs available */
|
|
|
|
|
#define TIMER_PRESENT /**< TIMER is available in this part */
|
|
|
|
|
#define TIMER_COUNT 4 /**< 4 TIMERs available */
|
|
|
|
|
#define ACMP_PRESENT /**< ACMP is available in this part */
|
|
|
|
|
#define ACMP_COUNT 2 /**< 2 ACMPs available */
|
|
|
|
|
#define LEUART_PRESENT /**< LEUART is available in this part */
|
|
|
|
|
#define LEUART_COUNT 2 /**< 2 LEUARTs available */
|
|
|
|
|
#define LETIMER_PRESENT /**< LETIMER is available in this part */
|
|
|
|
|
#define LETIMER_COUNT 1 /**< 1 LETIMERs available */
|
|
|
|
|
#define PCNT_PRESENT /**< PCNT is available in this part */
|
|
|
|
|
#define PCNT_COUNT 3 /**< 3 PCNTs available */
|
|
|
|
|
#define I2C_PRESENT /**< I2C is available in this part */
|
|
|
|
|
#define I2C_COUNT 2 /**< 2 I2Cs available */
|
|
|
|
|
#define ADC_PRESENT /**< ADC is available in this part */
|
|
|
|
|
#define ADC_COUNT 1 /**< 1 ADCs available */
|
|
|
|
|
#define DAC_PRESENT /**< DAC is available in this part */
|
|
|
|
|
#define DAC_COUNT 1 /**< 1 DACs available */
|
|
|
|
|
#define DMA_PRESENT /**< DMA is available in this part */
|
|
|
|
|
#define DMA_COUNT 1 /**< 1 DMA available */
|
|
|
|
|
#define AES_PRESENT /**< AES is available in this part */
|
|
|
|
|
#define AES_COUNT 1 /**< 1 AES available */
|
|
|
|
|
#define USBC_PRESENT /**< USBC is available in this part */
|
|
|
|
|
#define USBC_COUNT 1 /**< 1 USBC available */
|
|
|
|
|
#define USB_PRESENT /**< USB is available in this part */
|
|
|
|
|
#define USB_COUNT 1 /**< 1 USB available */
|
|
|
|
|
#define LE_PRESENT /**< LE is available in this part */
|
|
|
|
|
#define LE_COUNT 1 /**< 1 LE available */
|
|
|
|
|
#define MSC_PRESENT /**< MSC is available in this part */
|
|
|
|
|
#define MSC_COUNT 1 /**< 1 MSC available */
|
|
|
|
|
#define EMU_PRESENT /**< EMU is available in this part */
|
|
|
|
|
#define EMU_COUNT 1 /**< 1 EMU available */
|
|
|
|
|
#define RMU_PRESENT /**< RMU is available in this part */
|
|
|
|
|
#define RMU_COUNT 1 /**< 1 RMU available */
|
|
|
|
|
#define CMU_PRESENT /**< CMU is available in this part */
|
|
|
|
|
#define CMU_COUNT 1 /**< 1 CMU available */
|
|
|
|
|
#define LESENSE_PRESENT /**< LESENSE is available in this part */
|
|
|
|
|
#define LESENSE_COUNT 1 /**< 1 LESENSE available */
|
|
|
|
|
#define EBI_PRESENT /**< EBI is available in this part */
|
|
|
|
|
#define EBI_COUNT 1 /**< 1 EBI available */
|
|
|
|
|
#define RTC_PRESENT /**< RTC is available in this part */
|
|
|
|
|
#define RTC_COUNT 1 /**< 1 RTC available */
|
|
|
|
|
#define GPIO_PRESENT /**< GPIO is available in this part */
|
|
|
|
|
#define GPIO_COUNT 1 /**< 1 GPIO available */
|
|
|
|
|
#define VCMP_PRESENT /**< VCMP is available in this part */
|
|
|
|
|
#define VCMP_COUNT 1 /**< 1 VCMP available */
|
|
|
|
|
#define PRS_PRESENT /**< PRS is available in this part */
|
|
|
|
|
#define PRS_COUNT 1 /**< 1 PRS available */
|
|
|
|
|
#define OPAMP_PRESENT /**< OPAMP is available in this part */
|
|
|
|
|
#define OPAMP_COUNT 1 /**< 1 OPAMP available */
|
|
|
|
|
#define BU_PRESENT /**< BU is available in this part */
|
|
|
|
|
#define BU_COUNT 1 /**< 1 BU available */
|
|
|
|
|
#define LCD_PRESENT /**< LCD is available in this part */
|
|
|
|
|
#define LCD_COUNT 1 /**< 1 LCD available */
|
|
|
|
|
#define BURTC_PRESENT /**< BURTC is available in this part */
|
|
|
|
|
#define BURTC_COUNT 1 /**< 1 BURTC available */
|
|
|
|
|
#define HFXTAL_PRESENT /**< HFXTAL is available in this part */
|
|
|
|
|
#define HFXTAL_COUNT 1 /**< 1 HFXTAL available */
|
|
|
|
|
#define LFXTAL_PRESENT /**< LFXTAL is available in this part */
|
|
|
|
|
#define LFXTAL_COUNT 1 /**< 1 LFXTAL available */
|
|
|
|
|
#define WDOG_PRESENT /**< WDOG is available in this part */
|
|
|
|
|
#define WDOG_COUNT 1 /**< 1 WDOG available */
|
|
|
|
|
#define DBG_PRESENT /**< DBG is available in this part */
|
|
|
|
|
#define DBG_COUNT 1 /**< 1 DBG available */
|
|
|
|
|
#define ETM_PRESENT /**< ETM is available in this part */
|
|
|
|
|
#define ETM_COUNT 1 /**< 1 ETM available */
|
|
|
|
|
#define BOOTLOADER_PRESENT /**< BOOTLOADER is available in this part */
|
|
|
|
|
#define BOOTLOADER_COUNT 1 /**< 1 BOOTLOADER available */
|
|
|
|
|
#define ANALOG_PRESENT /**< ANALOG is available in this part */
|
|
|
|
|
#define ANALOG_COUNT 1 /**< 1 ANALOG available */
|
|
|
|
|
|
|
|
|
|
#include "core_cm3.h" /* Cortex-M3 processor and core peripherals */
|
|
|
|
|
#include "system_efm32lg.h" /* System Header */
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_Part */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_Peripheral_TypeDefs EFM32LG990F256 Peripheral TypeDefs
|
|
|
|
|
* @{
|
|
|
|
|
* @brief Device Specific Peripheral Register Structures
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
#include "efm32lg_dma_ch.h"
|
|
|
|
|
#include "efm32lg_dma.h"
|
|
|
|
|
#include "efm32lg_aes.h"
|
|
|
|
|
#include "efm32lg_usb_hc.h"
|
|
|
|
|
#include "efm32lg_usb_diep.h"
|
|
|
|
|
#include "efm32lg_usb_doep.h"
|
|
|
|
|
#include "efm32lg_usb.h"
|
|
|
|
|
#include "efm32lg_msc.h"
|
|
|
|
|
#include "efm32lg_emu.h"
|
|
|
|
|
#include "efm32lg_rmu.h"
|
|
|
|
|
#include "efm32lg_cmu.h"
|
|
|
|
|
#include "efm32lg_lesense_st.h"
|
|
|
|
|
#include "efm32lg_lesense_buf.h"
|
|
|
|
|
#include "efm32lg_lesense_ch.h"
|
|
|
|
|
#include "efm32lg_lesense.h"
|
|
|
|
|
#include "efm32lg_ebi.h"
|
|
|
|
|
#include "efm32lg_usart.h"
|
|
|
|
|
#include "efm32lg_timer_cc.h"
|
|
|
|
|
#include "efm32lg_timer.h"
|
|
|
|
|
#include "efm32lg_acmp.h"
|
|
|
|
|
#include "efm32lg_leuart.h"
|
|
|
|
|
#include "efm32lg_rtc.h"
|
|
|
|
|
#include "efm32lg_letimer.h"
|
|
|
|
|
#include "efm32lg_pcnt.h"
|
|
|
|
|
#include "efm32lg_i2c.h"
|
|
|
|
|
#include "efm32lg_gpio_p.h"
|
|
|
|
|
#include "efm32lg_gpio.h"
|
|
|
|
|
#include "efm32lg_vcmp.h"
|
|
|
|
|
#include "efm32lg_prs_ch.h"
|
|
|
|
|
#include "efm32lg_prs.h"
|
|
|
|
|
#include "efm32lg_adc.h"
|
|
|
|
|
#include "efm32lg_dac.h"
|
|
|
|
|
#include "efm32lg_lcd.h"
|
|
|
|
|
#include "efm32lg_burtc_ret.h"
|
|
|
|
|
#include "efm32lg_burtc.h"
|
|
|
|
|
#include "efm32lg_wdog.h"
|
|
|
|
|
#include "efm32lg_etm.h"
|
|
|
|
|
#include "efm32lg_dma_descriptor.h"
|
|
|
|
|
#include "efm32lg_devinfo.h"
|
|
|
|
|
#include "efm32lg_romtable.h"
|
|
|
|
|
#include "efm32lg_calibrate.h"
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_Peripheral_TypeDefs */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_Peripheral_Base EFM32LG990F256 Peripheral Memory Map
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
#define DMA_BASE (0x400C2000UL) /**< DMA base address */
|
|
|
|
|
#define AES_BASE (0x400E0000UL) /**< AES base address */
|
|
|
|
|
#define USB_BASE (0x400C4000UL) /**< USB base address */
|
|
|
|
|
#define MSC_BASE (0x400C0000UL) /**< MSC base address */
|
|
|
|
|
#define EMU_BASE (0x400C6000UL) /**< EMU base address */
|
|
|
|
|
#define RMU_BASE (0x400CA000UL) /**< RMU base address */
|
|
|
|
|
#define CMU_BASE (0x400C8000UL) /**< CMU base address */
|
|
|
|
|
#define LESENSE_BASE (0x4008C000UL) /**< LESENSE base address */
|
|
|
|
|
#define EBI_BASE (0x40008000UL) /**< EBI base address */
|
|
|
|
|
#define USART0_BASE (0x4000C000UL) /**< USART0 base address */
|
|
|
|
|
#define USART1_BASE (0x4000C400UL) /**< USART1 base address */
|
|
|
|
|
#define USART2_BASE (0x4000C800UL) /**< USART2 base address */
|
|
|
|
|
#define UART0_BASE (0x4000E000UL) /**< UART0 base address */
|
|
|
|
|
#define UART1_BASE (0x4000E400UL) /**< UART1 base address */
|
|
|
|
|
#define TIMER0_BASE (0x40010000UL) /**< TIMER0 base address */
|
|
|
|
|
#define TIMER1_BASE (0x40010400UL) /**< TIMER1 base address */
|
|
|
|
|
#define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */
|
|
|
|
|
#define TIMER3_BASE (0x40010C00UL) /**< TIMER3 base address */
|
|
|
|
|
#define ACMP0_BASE (0x40001000UL) /**< ACMP0 base address */
|
|
|
|
|
#define ACMP1_BASE (0x40001400UL) /**< ACMP1 base address */
|
|
|
|
|
#define LEUART0_BASE (0x40084000UL) /**< LEUART0 base address */
|
|
|
|
|
#define LEUART1_BASE (0x40084400UL) /**< LEUART1 base address */
|
|
|
|
|
#define RTC_BASE (0x40080000UL) /**< RTC base address */
|
|
|
|
|
#define LETIMER0_BASE (0x40082000UL) /**< LETIMER0 base address */
|
|
|
|
|
#define PCNT0_BASE (0x40086000UL) /**< PCNT0 base address */
|
|
|
|
|
#define PCNT1_BASE (0x40086400UL) /**< PCNT1 base address */
|
|
|
|
|
#define PCNT2_BASE (0x40086800UL) /**< PCNT2 base address */
|
|
|
|
|
#define I2C0_BASE (0x4000A000UL) /**< I2C0 base address */
|
|
|
|
|
#define I2C1_BASE (0x4000A400UL) /**< I2C1 base address */
|
|
|
|
|
#define GPIO_BASE (0x40006000UL) /**< GPIO base address */
|
|
|
|
|
#define VCMP_BASE (0x40000000UL) /**< VCMP base address */
|
|
|
|
|
#define PRS_BASE (0x400CC000UL) /**< PRS base address */
|
|
|
|
|
#define ADC0_BASE (0x40002000UL) /**< ADC0 base address */
|
|
|
|
|
#define DAC0_BASE (0x40004000UL) /**< DAC0 base address */
|
|
|
|
|
#define LCD_BASE (0x4008A000UL) /**< LCD base address */
|
|
|
|
|
#define BURTC_BASE (0x40081000UL) /**< BURTC base address */
|
|
|
|
|
#define WDOG_BASE (0x40088000UL) /**< WDOG base address */
|
|
|
|
|
#define ETM_BASE (0xE0041000UL) /**< ETM base address */
|
|
|
|
|
#define CALIBRATE_BASE (0x0FE08000UL) /**< CALIBRATE base address */
|
|
|
|
|
#define DEVINFO_BASE (0x0FE081B0UL) /**< DEVINFO base address */
|
|
|
|
|
#define ROMTABLE_BASE (0xE00FFFD0UL) /**< ROMTABLE base address */
|
|
|
|
|
#define LOCKBITS_BASE (0x0FE04000UL) /**< Lock-bits page base address */
|
|
|
|
|
#define USERDATA_BASE (0x0FE00000UL) /**< User data page base address */
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_Peripheral_Base */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_Peripheral_Declaration EFM32LG990F256 Peripheral Declarations
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
#define DMA ((DMA_TypeDef *) DMA_BASE) /**< DMA base pointer */
|
|
|
|
|
#define AES ((AES_TypeDef *) AES_BASE) /**< AES base pointer */
|
|
|
|
|
#define USB ((USB_TypeDef *) USB_BASE) /**< USB base pointer */
|
|
|
|
|
#define MSC ((MSC_TypeDef *) MSC_BASE) /**< MSC base pointer */
|
|
|
|
|
#define EMU ((EMU_TypeDef *) EMU_BASE) /**< EMU base pointer */
|
|
|
|
|
#define RMU ((RMU_TypeDef *) RMU_BASE) /**< RMU base pointer */
|
|
|
|
|
#define CMU ((CMU_TypeDef *) CMU_BASE) /**< CMU base pointer */
|
|
|
|
|
#define LESENSE ((LESENSE_TypeDef *) LESENSE_BASE) /**< LESENSE base pointer */
|
|
|
|
|
#define EBI ((EBI_TypeDef *) EBI_BASE) /**< EBI base pointer */
|
|
|
|
|
#define USART0 ((USART_TypeDef *) USART0_BASE) /**< USART0 base pointer */
|
|
|
|
|
#define USART1 ((USART_TypeDef *) USART1_BASE) /**< USART1 base pointer */
|
|
|
|
|
#define USART2 ((USART_TypeDef *) USART2_BASE) /**< USART2 base pointer */
|
|
|
|
|
#define UART0 ((USART_TypeDef *) UART0_BASE) /**< UART0 base pointer */
|
|
|
|
|
#define UART1 ((USART_TypeDef *) UART1_BASE) /**< UART1 base pointer */
|
|
|
|
|
#define TIMER0 ((TIMER_TypeDef *) TIMER0_BASE) /**< TIMER0 base pointer */
|
|
|
|
|
#define TIMER1 ((TIMER_TypeDef *) TIMER1_BASE) /**< TIMER1 base pointer */
|
|
|
|
|
#define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
|
|
|
|
|
#define TIMER3 ((TIMER_TypeDef *) TIMER3_BASE) /**< TIMER3 base pointer */
|
|
|
|
|
#define ACMP0 ((ACMP_TypeDef *) ACMP0_BASE) /**< ACMP0 base pointer */
|
|
|
|
|
#define ACMP1 ((ACMP_TypeDef *) ACMP1_BASE) /**< ACMP1 base pointer */
|
|
|
|
|
#define LEUART0 ((LEUART_TypeDef *) LEUART0_BASE) /**< LEUART0 base pointer */
|
|
|
|
|
#define LEUART1 ((LEUART_TypeDef *) LEUART1_BASE) /**< LEUART1 base pointer */
|
|
|
|
|
#define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */
|
|
|
|
|
#define LETIMER0 ((LETIMER_TypeDef *) LETIMER0_BASE) /**< LETIMER0 base pointer */
|
|
|
|
|
#define PCNT0 ((PCNT_TypeDef *) PCNT0_BASE) /**< PCNT0 base pointer */
|
|
|
|
|
#define PCNT1 ((PCNT_TypeDef *) PCNT1_BASE) /**< PCNT1 base pointer */
|
|
|
|
|
#define PCNT2 ((PCNT_TypeDef *) PCNT2_BASE) /**< PCNT2 base pointer */
|
|
|
|
|
#define I2C0 ((I2C_TypeDef *) I2C0_BASE) /**< I2C0 base pointer */
|
|
|
|
|
#define I2C1 ((I2C_TypeDef *) I2C1_BASE) /**< I2C1 base pointer */
|
|
|
|
|
#define GPIO ((GPIO_TypeDef *) GPIO_BASE) /**< GPIO base pointer */
|
|
|
|
|
#define VCMP ((VCMP_TypeDef *) VCMP_BASE) /**< VCMP base pointer */
|
|
|
|
|
#define PRS ((PRS_TypeDef *) PRS_BASE) /**< PRS base pointer */
|
|
|
|
|
#define ADC0 ((ADC_TypeDef *) ADC0_BASE) /**< ADC0 base pointer */
|
|
|
|
|
#define DAC0 ((DAC_TypeDef *) DAC0_BASE) /**< DAC0 base pointer */
|
|
|
|
|
#define LCD ((LCD_TypeDef *) LCD_BASE) /**< LCD base pointer */
|
|
|
|
|
#define BURTC ((BURTC_TypeDef *) BURTC_BASE) /**< BURTC base pointer */
|
|
|
|
|
#define WDOG ((WDOG_TypeDef *) WDOG_BASE) /**< WDOG base pointer */
|
|
|
|
|
#define ETM ((ETM_TypeDef *) ETM_BASE) /**< ETM base pointer */
|
|
|
|
|
#define CALIBRATE ((CALIBRATE_TypeDef *) CALIBRATE_BASE) /**< CALIBRATE base pointer */
|
|
|
|
|
#define DEVINFO ((DEVINFO_TypeDef *) DEVINFO_BASE) /**< DEVINFO base pointer */
|
|
|
|
|
#define ROMTABLE ((ROMTABLE_TypeDef *) ROMTABLE_BASE) /**< ROMTABLE base pointer */
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_Peripheral_Declaration */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_BitFields EFM32LG990F256 Bit Fields
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
#include "efm32lg_prs_signals.h"
|
|
|
|
|
#include "efm32lg_dmareq.h"
|
|
|
|
|
#include "efm32lg_dmactrl.h"
|
|
|
|
|
#include "efm32lg_uart.h"
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_UNLOCK EFM32LG990F256 Unlock Codes
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
#define MSC_UNLOCK_CODE 0x1B71 /**< MSC unlock code */
|
|
|
|
|
#define EMU_UNLOCK_CODE 0xADE8 /**< EMU unlock code */
|
|
|
|
|
#define CMU_UNLOCK_CODE 0x580E /**< CMU unlock code */
|
|
|
|
|
#define TIMER_UNLOCK_CODE 0xCE80 /**< TIMER unlock code */
|
|
|
|
|
#define GPIO_UNLOCK_CODE 0xA534 /**< GPIO unlock code */
|
|
|
|
|
#define BURTC_UNLOCK_CODE 0xAEE8 /**< BURTC unlock code */
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_UNLOCK */
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_BitFields */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @defgroup EFM32LG990F256_Alternate_Function EFM32LG990F256 Alternate Function
|
|
|
|
|
* @{
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
|
|
|
|
|
#include "efm32lg_af_ports.h"
|
|
|
|
|
#include "efm32lg_af_pins.h"
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256_Alternate_Function */
|
|
|
|
|
|
2018-12-30 22:59:20 +01:00
|
|
|
/***************************************************************************//**
|
2018-02-17 19:23:35 +01:00
|
|
|
* @brief Set the value of a bit field within a register.
|
|
|
|
|
*
|
|
|
|
|
* @param REG
|
|
|
|
|
* The register to update
|
|
|
|
|
* @param MASK
|
|
|
|
|
* The mask for the bit field to update
|
|
|
|
|
* @param VALUE
|
|
|
|
|
* The value to write to the bit field
|
|
|
|
|
* @param OFFSET
|
|
|
|
|
* The number of bits that the field is offset within the register.
|
|
|
|
|
* 0 (zero) means LSB.
|
2018-12-30 22:59:20 +01:00
|
|
|
******************************************************************************/
|
2018-02-17 19:23:35 +01:00
|
|
|
#define SET_BIT_FIELD(REG, MASK, VALUE, OFFSET) \
|
|
|
|
|
REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK));
|
|
|
|
|
|
|
|
|
|
/** @} End of group EFM32LG990F256 */
|
|
|
|
|
|
|
|
|
|
/** @} End of group Parts */
|
|
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
#endif /* EFM32LG990F256_H */
|
