mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
86 lines
2.3 KiB
C
86 lines
2.3 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2017 Freie Universität Berlin
|
||
|
|
* 2019 Inria
|
||
|
|
*
|
||
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
||
|
|
* directory for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @ingroup boards_common_stm32
|
||
|
|
* @{
|
||
|
|
*
|
||
|
|
* @file
|
||
|
|
* @brief Configure STM32L4 clock using 80MHz core clock and LSE (32.768kHz)
|
||
|
|
*
|
||
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
||
|
|
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef L4_CFG_CLOCK_80_1_H
|
||
|
|
#define L4_CFG_CLOCK_80_1_H
|
||
|
|
|
||
|
|
#include "periph_cpu.h"
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @name Clock system configuration
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
/* 0: no external high speed crystal available
|
||
|
|
* else: actual crystal frequency [in Hz] */
|
||
|
|
#define CLOCK_HSE (0)
|
||
|
|
|
||
|
|
/* 0: no external low speed crystal available,
|
||
|
|
* 1: external crystal available (always 32.768kHz)
|
||
|
|
*/
|
||
|
|
#define CLOCK_LSE (1)
|
||
|
|
|
||
|
|
/* 0: enable MSI only if HSE isn't available
|
||
|
|
* 1: always enable MSI (e.g. if USB or RNG is used)*/
|
||
|
|
#define CLOCK_MSI_ENABLE (1)
|
||
|
|
|
||
|
|
/* 0: disable Hardware auto calibration with LSE
|
||
|
|
* 1: enable Hardware auto calibration with LSE (PLL-mode)
|
||
|
|
* LSE is mandatory for MSI/LSE-trimming to work */
|
||
|
|
#define CLOCK_MSI_LSE_PLL (1)
|
||
|
|
|
||
|
|
/* give the target core clock (HCLK) frequency [in Hz], maximum: 80MHz */
|
||
|
|
#define CLOCK_CORECLOCK (80000000U)
|
||
|
|
/* PLL configuration: make sure your values are legit!
|
||
|
|
*
|
||
|
|
* compute by: CORECLOCK = (((PLL_IN / M) * N) / R)
|
||
|
|
* with:
|
||
|
|
* PLL_IN: input clock, HSE or MSI @ 48MHz
|
||
|
|
* M: pre-divider, allowed range: [1:8]
|
||
|
|
* N: multiplier, allowed range: [8:86]
|
||
|
|
* R: post-divider, allowed range: [2,4,6,8]
|
||
|
|
*
|
||
|
|
* Also the following constraints need to be met:
|
||
|
|
* (PLL_IN / M) -> [4MHz:16MHz]
|
||
|
|
* (PLL_IN / M) * N -> [64MHz:344MHz]
|
||
|
|
* CORECLOCK -> 80MHz MAX!
|
||
|
|
*/
|
||
|
|
#define CLOCK_PLL_M (6)
|
||
|
|
#define CLOCK_PLL_N (20)
|
||
|
|
#define CLOCK_PLL_R (2)
|
||
|
|
/* peripheral clock setup */
|
||
|
|
#define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1
|
||
|
|
#define CLOCK_AHB (CLOCK_CORECLOCK / 1)
|
||
|
|
#define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV4
|
||
|
|
#define CLOCK_APB1 (CLOCK_CORECLOCK / 4)
|
||
|
|
#define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV2
|
||
|
|
#define CLOCK_APB2 (CLOCK_CORECLOCK / 2)
|
||
|
|
/** @} */
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* L4_CFG_CLOCK_80_1_H */
|
||
|
|
/** @} */
|