2020-09-11 08:32:37 +02:00
|
|
|
# Copyright (c) 2020 Inria
|
|
|
|
#
|
|
|
|
# This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
# General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
# directory for more details.
|
|
|
|
#
|
|
|
|
|
|
|
|
config CPU_FAM_L1
|
|
|
|
bool
|
|
|
|
select CPU_STM32
|
|
|
|
select CPU_CORE_CORTEX_M3
|
|
|
|
select HAS_CPU_STM32L1
|
|
|
|
select HAS_CORTEXM_MPU
|
|
|
|
select HAS_PERIPH_FLASHPAGE
|
2020-11-09 16:45:22 +01:00
|
|
|
select HAS_PERIPH_FLASHPAGE_PAGEWISE
|
2020-09-11 08:32:37 +02:00
|
|
|
select HAS_PERIPH_EEPROM
|
2020-11-05 01:06:10 +01:00
|
|
|
select HAS_PERIPH_WDT
|
2020-08-03 00:31:59 +02:00
|
|
|
select HAS_BOOTLOADER_STM32
|
2020-09-11 08:32:37 +02:00
|
|
|
|
|
|
|
config CPU_FAM
|
|
|
|
default "l1" if CPU_FAM_L1
|
|
|
|
|
|
|
|
config HAS_CPU_STM32L1
|
|
|
|
bool
|
|
|
|
help
|
|
|
|
Indicates that the cpu being used belongs to the 'stm32l1' family.
|