2016-02-26 17:05:57 +01:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2015 Freie Universität Berlin
|
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
* directory for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @ingroup boards_nucleo-f072
|
|
|
|
* @{
|
|
|
|
*
|
|
|
|
* @file
|
|
|
|
* @brief Peripheral MCU configuration for the nucleo-f072 board
|
|
|
|
*
|
|
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
|
|
|
* @author José Ignacio Alamos <jialamos@uc.cl>
|
|
|
|
*/
|
|
|
|
|
2017-01-18 13:00:05 +01:00
|
|
|
#ifndef PERIPH_CONF_H
|
|
|
|
#define PERIPH_CONF_H
|
2016-02-26 17:05:57 +01:00
|
|
|
|
2016-12-07 12:56:24 +01:00
|
|
|
#include "periph_cpu.h"
|
|
|
|
|
2016-02-26 17:05:57 +01:00
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @name Clock system configuration
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define CLOCK_HSE (8000000U) /* external oscillator */
|
|
|
|
#define CLOCK_CORECLOCK (48000000U) /* desired core clock frequency */
|
|
|
|
|
|
|
|
/* the actual PLL values are automatically generated */
|
|
|
|
#define CLOCK_PLL_MUL (CLOCK_CORECLOCK / CLOCK_HSE)
|
2016-12-07 15:33:06 +01:00
|
|
|
|
|
|
|
/* bus clocks for simplified peripheral initialization, UPDATE MANUALLY! */
|
|
|
|
#define CLOCK_AHB (CLOCK_CORECLOCK / 1)
|
|
|
|
#define CLOCK_APB2 (CLOCK_CORECLOCK / 1)
|
|
|
|
#define CLOCK_APB1 (CLOCK_CORECLOCK / 1)
|
2016-02-26 17:05:57 +01:00
|
|
|
/** @} */
|
|
|
|
|
|
|
|
/**
|
2016-12-07 12:56:24 +01:00
|
|
|
* @brief Timer configuration
|
2016-02-26 17:05:57 +01:00
|
|
|
* @{
|
|
|
|
*/
|
2016-12-07 12:56:24 +01:00
|
|
|
static const timer_conf_t timer_config[] = {
|
|
|
|
{
|
2017-01-23 13:56:30 +01:00
|
|
|
.dev = TIM14,
|
|
|
|
.max = 0x0000ffff,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM14EN,
|
2016-12-07 12:56:24 +01:00
|
|
|
.bus = APB1,
|
2017-01-23 13:56:30 +01:00
|
|
|
.irqn = TIM14_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = TIM16,
|
|
|
|
.max = 0x0000ffff,
|
|
|
|
.rcc_mask = RCC_APB2ENR_TIM16EN,
|
|
|
|
.bus = APB2,
|
|
|
|
.irqn = TIM16_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = TIM17,
|
|
|
|
.max = 0x0000ffff,
|
|
|
|
.rcc_mask = RCC_APB2ENR_TIM17EN,
|
|
|
|
.bus = APB2,
|
|
|
|
.irqn = TIM17_IRQn
|
2016-12-07 12:56:24 +01:00
|
|
|
}
|
|
|
|
};
|
2016-02-26 17:05:57 +01:00
|
|
|
|
2017-01-23 13:56:30 +01:00
|
|
|
#define TIMER_0_ISR isr_tim14
|
|
|
|
#define TIMER_1_ISR isr_tim16
|
|
|
|
#define TIMER_2_ISR isr_tim17
|
2016-12-07 12:56:24 +01:00
|
|
|
|
|
|
|
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
|
2016-02-26 17:05:57 +01:00
|
|
|
/** @} */
|
|
|
|
|
|
|
|
/**
|
2016-12-07 17:03:52 +01:00
|
|
|
* @brief UART configuration
|
|
|
|
* @{
|
2016-02-26 17:05:57 +01:00
|
|
|
*/
|
2016-12-07 17:03:52 +01:00
|
|
|
static const uart_conf_t uart_config[] = {
|
|
|
|
{
|
|
|
|
.dev = USART2,
|
|
|
|
.rcc_mask = RCC_APB1ENR_USART2EN,
|
|
|
|
.rx_pin = GPIO_PIN(PORT_A, 3),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_A, 2),
|
|
|
|
.rx_af = GPIO_AF1,
|
|
|
|
.tx_af = GPIO_AF1,
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = USART2_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = USART1,
|
|
|
|
.rcc_mask = RCC_APB2ENR_USART1EN,
|
2017-01-23 13:56:52 +01:00
|
|
|
.rx_pin = GPIO_PIN(PORT_A, 10),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_A, 9),
|
|
|
|
.rx_af = GPIO_AF1,
|
|
|
|
.tx_af = GPIO_AF1,
|
2016-12-07 17:03:52 +01:00
|
|
|
.bus = APB2,
|
|
|
|
.irqn = USART1_IRQn
|
2017-01-23 13:56:52 +01:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = USART3,
|
|
|
|
.rcc_mask = RCC_APB1ENR_USART3EN,
|
|
|
|
.rx_pin = GPIO_PIN(PORT_C, 11),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_C, 10),
|
|
|
|
.rx_af = GPIO_AF1,
|
|
|
|
.tx_af = GPIO_AF1,
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = USART3_8_IRQn
|
2016-12-07 17:03:52 +01:00
|
|
|
}
|
|
|
|
};
|
2016-02-26 17:05:57 +01:00
|
|
|
|
2016-12-07 17:03:52 +01:00
|
|
|
#define UART_0_ISR (isr_usart2)
|
|
|
|
#define UART_1_ISR (isr_usart1)
|
2017-01-23 13:56:52 +01:00
|
|
|
#define UART_2_ISR (isr_usart3_8)
|
2016-12-07 17:03:52 +01:00
|
|
|
|
|
|
|
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
|
|
|
|
/** @} */
|
2016-02-26 17:05:57 +01:00
|
|
|
|
2017-01-23 13:56:30 +01:00
|
|
|
/**
|
|
|
|
* @brief PWM configuration
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
static const pwm_conf_t pwm_config[] = {
|
|
|
|
{
|
|
|
|
.dev = TIM2,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM2EN,
|
|
|
|
.chan = { { .pin = GPIO_PIN(PORT_B, 3) /* D3 */, .cc_chan = 1 },
|
|
|
|
{ .pin = GPIO_PIN(PORT_B, 10) /* D6 */, .cc_chan = 2 },
|
|
|
|
{ .pin = GPIO_PIN(PORT_B, 11) , .cc_chan = 3 },
|
|
|
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 } },
|
|
|
|
.af = GPIO_AF2,
|
|
|
|
.bus = APB1
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = TIM3,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM3EN,
|
|
|
|
.chan = { { .pin = GPIO_PIN(PORT_B, 4) /* D5 */, .cc_chan = 0 },
|
|
|
|
{ .pin = GPIO_PIN(PORT_B, 5) /* D4 */, .cc_chan = 1 },
|
|
|
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 },
|
|
|
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 } },
|
|
|
|
.af = GPIO_AF1,
|
|
|
|
.bus = APB1
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = TIM15,
|
|
|
|
.rcc_mask = RCC_APB2ENR_TIM15EN,
|
|
|
|
.chan = { { .pin = GPIO_PIN(PORT_B, 14), .cc_chan = 0 },
|
|
|
|
{ .pin = GPIO_PIN(PORT_B, 15), .cc_chan = 1 },
|
|
|
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 },
|
|
|
|
{ .pin = GPIO_UNDEF, .cc_chan = 0 } },
|
|
|
|
.af = GPIO_AF1,
|
|
|
|
.bus = APB2
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
#define PWM_NUMOF (sizeof(pwm_config) / sizeof(pwm_config[0]))
|
|
|
|
/** @} */
|
|
|
|
|
2016-02-26 17:05:57 +01:00
|
|
|
/**
|
|
|
|
* @brief ADC configuration
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define ADC_CONFIG { \
|
2017-01-23 13:54:55 +01:00
|
|
|
{ GPIO_PIN(PORT_A, 0), 0 }, \
|
|
|
|
{ GPIO_PIN(PORT_A, 1), 1 }, \
|
|
|
|
{ GPIO_PIN(PORT_A, 4), 4 }, \
|
|
|
|
{ GPIO_PIN(PORT_B, 0), 8 }, \
|
2016-02-26 17:05:57 +01:00
|
|
|
{ GPIO_PIN(PORT_C, 1), 11 },\
|
|
|
|
{ GPIO_PIN(PORT_C, 0), 10 } \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define ADC_NUMOF (6)
|
|
|
|
/** @} */
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief DAC configuration
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define DAC_NUMOF (0)
|
|
|
|
/** @} */
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @name RTC configuration
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
/**
|
|
|
|
* Nucleos with MB1136 C-02 or MB1136 C-03 -sticker on it have the required LSE
|
|
|
|
* oscillator provided on the X2 slot.
|
|
|
|
* See Nucleo User Manual UM1724 section 5.6.2.
|
|
|
|
*/
|
|
|
|
#define RTC_NUMOF (1U)
|
|
|
|
/** @} */
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2017-01-18 13:00:05 +01:00
|
|
|
#endif /* PERIPH_CONF_H */
|
2016-02-26 17:05:57 +01:00
|
|
|
/** @} */
|