1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
RIOT/cpu/stm32f1/periph/spi.c

188 lines
4.2 KiB
C
Raw Normal View History

2014-06-11 14:59:24 +02:00
/*
2014-07-03 10:36:46 +02:00
* Copyright (C) 2014 Freie Universität Berlin
2014-06-11 14:59:24 +02:00
*
* This file is subject to the terms and conditions of the GNU Lesser General
* Public License v2.1. See the file LICENSE in the top level directory for more
* details.
*/
2014-07-03 10:36:46 +02:00
/**
* @ingroup cpu_stm32f1
* @{
*
* @file spi.c
* @brief Low-level SPI driver implementation
*
* @author Thomas Eichinger <thomas.eichinger@fu-berlin.de>
*
* @}
*/
2014-06-11 14:59:24 +02:00
#include "stm32f10x.h"
2014-07-03 10:36:46 +02:00
#include "periph/gpio.h"
#include "periph/spi.h"
2014-06-11 14:59:24 +02:00
#include "periph_conf.h"
2014-07-03 10:36:46 +02:00
#include "board.h"
#define ENABLE_DEBUG (0)
#include "debug.h"
2014-06-11 14:59:24 +02:00
int spi_init_master(spi_t dev, spi_conf_t conf, spi_speed_t speed)
2014-06-11 14:59:24 +02:00
{
2014-07-03 10:36:46 +02:00
SPI_TypeDef *SPIx;
uint16_t br_div = 0;
2014-07-03 10:36:46 +02:00
switch(dev) {
#ifdef SPI_0_EN
case SPI_0:
SPIx = SPI_0_DEV;
SPI_0_CLKEN();
break;
#endif
default:
return -1;
}
switch(speed) {
case SPI_SPEED_10MHZ:
br_div = SPI_BR_PRESCALER_8; /* actual speed: 9MHz */
break;
case SPI_SPEED_5MHZ:
br_div = SPI_BR_PRESCALER_16; /* actual speed: 4.5MHz */
break;
case SPI_SPEED_1MHZ:
br_div = SPI_BR_PRESCALER_64; /* actual speed: 1.1MHz */
break;
case SPI_SPEED_400KHZ:
br_div = SPI_BR_PRESCALER_128; /* actual speed: 500kHz */
break;
case SPI_SPEED_100KHZ:
br_div = SPI_BR_PRESCALER_256; /* actual speed: 200kHz */
}
2014-07-03 10:36:46 +02:00
/* set up SPI */
SPIx->CR1 = SPI_2_LINES_FULL_DUPLEX \
| SPI_MASTER_MODE \
| SPI_DATA_SIZE_8B \
| (conf & 0x3) \
| SPI_NSS_SOFT \
| br_div \
| SPI_1ST_BIT_MSB;
2014-07-03 10:36:46 +02:00
SPIx->I2SCFGR &= 0xF7FF; /* select SPI mode */
SPIx->CRCPR = 0x7; /* reset CRC polynomial */
SPIx->CR2 |= (uint16_t)(1<<7);
2014-06-11 14:59:24 +02:00
return 0;
}
int spi_init_slave(spi_t dev, spi_conf_t conf, char (*cb)(char))
{
/* TODO */
return 0;
}
int spi_transfer_byte(spi_t dev, char out, char *in)
{
SPI_TypeDef *SPI_dev;
int transfered = 0;
switch(dev) {
#ifdef SPI_0_EN
case SPI_0:
2014-07-03 10:36:46 +02:00
SPI_dev = SPI_0_DEV;
break;
2014-06-11 14:59:24 +02:00
#endif
default:
return -1;
}
2014-07-03 10:36:46 +02:00
while ((SPI_dev->SR & SPI_SR_TXE) == RESET);
SPI_dev->DR = out;
transfered++;
2014-06-11 14:59:24 +02:00
2014-07-03 10:36:46 +02:00
while ((SPI_dev->SR & SPI_SR_RXNE) == RESET);
if (in != NULL) {
2014-06-11 14:59:24 +02:00
*in = SPI_dev->DR;
transfered++;
2014-06-11 14:59:24 +02:00
}
2014-07-03 10:36:46 +02:00
else {
SPI_dev->DR;
}
/* SPI busy */
while ((SPI_dev->SR & 0x80));
2014-06-11 14:59:24 +02:00
2014-07-03 10:36:46 +02:00
DEBUG("\nout: %x in: %x transfered: %x\n", out, *in, transfered);
2014-06-11 14:59:24 +02:00
return transfered;
}
int spi_transfer_bytes(spi_t dev, char *out, char *in, unsigned int length)
2014-06-11 14:59:24 +02:00
{
int transfered = 0;
int ret = 0;
2014-07-03 10:36:46 +02:00
if (out != NULL) {
DEBUG("out*: %p out: %x length: %x\n", out, *out, length);
2014-06-11 14:59:24 +02:00
while (length--) {
ret += spi_transfer_byte(dev, *(out)++, 0);
if (ret < 0) {
return ret;
}
transfered += ret;
}
}
2014-07-03 10:36:46 +02:00
if (in != NULL) {
2014-06-11 14:59:24 +02:00
while (length--) {
ret += spi_transfer_byte(dev, 0, in++);
if (ret < 0) {
return ret;
}
transfered += ret;
}
2014-07-03 10:36:46 +02:00
DEBUG("in*: %p in: %x transfered: %x\n", in, *(in-transfered), transfered);
2014-06-11 14:59:24 +02:00
}
2014-07-03 10:36:46 +02:00
DEBUG("sent %x byte(s)\n", transfered);
2014-06-11 14:59:24 +02:00
return transfered;
}
int spi_transfer_reg(spi_t dev, uint8_t reg, char out, char *in)
2014-06-11 14:59:24 +02:00
{
spi_transfer_byte(dev, reg, NULL);
return spi_transfer_byte(dev, out, in);
2014-06-11 14:59:24 +02:00
}
int spi_transfer_regs(spi_t dev, uint8_t reg, char *out, char *in, unsigned int length)
2014-06-11 14:59:24 +02:00
{
spi_transfer_byte(dev, reg, NULL);
return spi_transfer_bytes(dev, out, in, length);
2014-06-11 14:59:24 +02:00
}
void spi_poweron(spi_t dev)
2014-06-11 14:59:24 +02:00
{
2014-07-03 10:36:46 +02:00
switch(dev) {
#ifdef SPI_0_EN
case SPI_0:
SPI_0_CLKEN();
SPI_0_DEV->CR1 |= 0x0040; /* turn SPI peripheral on */
break;
#endif
}
2014-06-11 14:59:24 +02:00
}
void spi_poweroff(spi_t dev)
2014-06-11 14:59:24 +02:00
{
2014-07-03 10:36:46 +02:00
switch(dev) {
#ifdef SPI_0_EN
case SPI_0:
SPI_0_CLKDIS();
SPI_0_DEV->CR1 &= ~(0x0040); /* turn SPI peripheral off */
break;
#endif
}
2014-06-11 14:59:24 +02:00
}