2017-01-20 18:10:54 +01:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2017 INRIA
|
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
* directory for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
2017-03-02 13:57:43 +01:00
|
|
|
* @ingroup boards_opencm904
|
2017-01-20 18:10:54 +01:00
|
|
|
* @{
|
|
|
|
*
|
|
|
|
* @file
|
2017-03-02 13:57:43 +01:00
|
|
|
* @brief Peripheral MCU configuration for the opencm904 board
|
2017-01-20 18:10:54 +01:00
|
|
|
*
|
|
|
|
* @author Loïc Dauphin <loic.dauphin@inria.fr>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
|
|
#define PERIPH_CONF_H
|
|
|
|
|
2020-08-31 10:48:39 +02:00
|
|
|
/* This board provides an HSE */
|
|
|
|
#ifndef CONFIG_BOARD_HAS_HSE
|
|
|
|
#define CONFIG_BOARD_HAS_HSE 1
|
|
|
|
#endif
|
|
|
|
|
2017-01-20 18:10:54 +01:00
|
|
|
#include "periph_cpu.h"
|
2020-10-22 08:51:13 +02:00
|
|
|
#include "clk_conf.h"
|
2017-01-20 18:10:54 +01:00
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
2017-01-26 18:14:32 +01:00
|
|
|
* @name Timer configuration
|
2017-01-20 18:10:54 +01:00
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
static const timer_conf_t timer_config[] = {
|
|
|
|
{
|
|
|
|
.dev = TIM2,
|
|
|
|
.max = 0x0000ffff,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM2EN,
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = TIM2_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = TIM3,
|
|
|
|
.max = 0x0000ffff,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM3EN,
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = TIM3_IRQn
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
#define TIMER_0_ISR isr_tim2
|
|
|
|
#define TIMER_1_ISR isr_tim3
|
|
|
|
|
2019-07-18 15:14:29 +02:00
|
|
|
#define TIMER_NUMOF ARRAY_SIZE(timer_config)
|
2017-01-20 18:10:54 +01:00
|
|
|
/** @} */
|
|
|
|
|
|
|
|
/**
|
2017-01-26 18:14:32 +01:00
|
|
|
* @name UART configuration
|
2017-01-20 18:10:54 +01:00
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
static const uart_conf_t uart_config[] = {
|
|
|
|
{
|
|
|
|
.dev = USART2,
|
|
|
|
.rcc_mask = RCC_APB1ENR_USART2EN,
|
|
|
|
.rx_pin = GPIO_PIN(PORT_A, 3),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_A, 2),
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = USART2_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = USART1,
|
|
|
|
.rcc_mask = RCC_APB2ENR_USART1EN,
|
2017-03-09 19:47:13 +01:00
|
|
|
.rx_pin = GPIO_PIN(PORT_B, 7),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_B, 6),
|
2017-01-20 18:10:54 +01:00
|
|
|
.bus = APB2,
|
|
|
|
.irqn = USART1_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = USART3,
|
|
|
|
.rcc_mask = RCC_APB1ENR_USART3EN,
|
|
|
|
.rx_pin = GPIO_PIN(PORT_B, 11),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_B, 10),
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = USART3_IRQn
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
#define UART_0_ISR isr_usart2
|
|
|
|
#define UART_1_ISR isr_usart1
|
|
|
|
#define UART_2_ISR isr_usart3
|
|
|
|
|
2019-07-18 15:14:29 +02:00
|
|
|
#define UART_NUMOF ARRAY_SIZE(uart_config)
|
2017-01-20 18:10:54 +01:00
|
|
|
/** @} */
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /* PERIPH_CONF_H */
|
2022-08-11 16:24:37 +02:00
|
|
|
/** @} */
|