mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
120 lines
3.2 KiB
C
120 lines
3.2 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2021 Gerson Fernando Budke
|
||
|
|
*
|
||
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
||
|
|
* directory for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @ingroup boards_atxmega-a3bu-xplained
|
||
|
|
* @{
|
||
|
|
*
|
||
|
|
* @file
|
||
|
|
* @brief Peripheral MCU configuration for the ATxmegaA3BU Xplained board.
|
||
|
|
*
|
||
|
|
* @author Gerson Fernando Budke <nandojve@gmail.com>
|
||
|
|
*/
|
||
|
|
#include "mutex.h"
|
||
|
|
|
||
|
|
#ifndef PERIPH_CONF_H
|
||
|
|
#define PERIPH_CONF_H
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#include <stdint.h>
|
||
|
|
#include <avr/io.h>
|
||
|
|
|
||
|
|
#include "periph_cpu.h"
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @name Timer peripheral configuration
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
static const timer_conf_t timer_config[] = {
|
||
|
|
{
|
||
|
|
.dev = (void *)&TCC1,
|
||
|
|
.pwr = PWR_RED_REG(PWR_PORT_C, PR_TC1_bm),
|
||
|
|
.type = TC_TYPE_1,
|
||
|
|
.int_lvl = { CPU_INT_LVL_LOW,
|
||
|
|
CPU_INT_LVL_OFF,
|
||
|
|
CPU_INT_LVL_OFF,
|
||
|
|
CPU_INT_LVL_OFF },
|
||
|
|
},
|
||
|
|
{
|
||
|
|
.dev = (void *)&TCC0,
|
||
|
|
.pwr = PWR_RED_REG(PWR_PORT_C, PR_TC0_bm),
|
||
|
|
.type = TC_TYPE_0,
|
||
|
|
.int_lvl = { CPU_INT_LVL_LOW,
|
||
|
|
CPU_INT_LVL_LOW,
|
||
|
|
CPU_INT_LVL_LOW,
|
||
|
|
CPU_INT_LVL_LOW },
|
||
|
|
}
|
||
|
|
};
|
||
|
|
|
||
|
|
#define TIMER_0_ISRA TCC1_CCA_vect
|
||
|
|
|
||
|
|
#define TIMER_1_ISRA TCC0_CCA_vect
|
||
|
|
#define TIMER_1_ISRB TCC0_CCB_vect
|
||
|
|
#define TIMER_1_ISRC TCC0_CCC_vect
|
||
|
|
#define TIMER_1_ISRD TCC0_CCD_vect
|
||
|
|
|
||
|
|
#define TIMER_NUMOF ARRAY_SIZE(timer_config)
|
||
|
|
/** @} */
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @name UART configuration
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
static const uart_conf_t uart_config[] = {
|
||
|
|
{ /* J1 */
|
||
|
|
.dev = &USARTC0,
|
||
|
|
.pwr = PWR_RED_REG(PWR_PORT_C, PR_USART0_bm),
|
||
|
|
.rx_pin = GPIO_PIN(PORT_C, 2),
|
||
|
|
.tx_pin = GPIO_PIN(PORT_C, 3),
|
||
|
|
#ifdef MODULE_PERIPH_UART_HW_FC
|
||
|
|
.rts_pin = GPIO_UNDEF,
|
||
|
|
.cts_pin = GPIO_UNDEF,
|
||
|
|
#endif
|
||
|
|
.rx_int_lvl = CPU_INT_LVL_LOW,
|
||
|
|
.tx_int_lvl = CPU_INT_LVL_LOW,
|
||
|
|
.dre_int_lvl = CPU_INT_LVL_OFF,
|
||
|
|
},
|
||
|
|
{ /* J4 */
|
||
|
|
.dev = &USARTE0,
|
||
|
|
.pwr = PWR_RED_REG(PWR_PORT_E, PR_USART0_bm),
|
||
|
|
.rx_pin = GPIO_PIN(PORT_E, 2),
|
||
|
|
.tx_pin = GPIO_PIN(PORT_E, 3),
|
||
|
|
#ifdef MODULE_PERIPH_UART_HW_FC
|
||
|
|
.rts_pin = GPIO_UNDEF,
|
||
|
|
.cts_pin = GPIO_UNDEF,
|
||
|
|
#endif
|
||
|
|
.rx_int_lvl = CPU_INT_LVL_LOW,
|
||
|
|
.tx_int_lvl = CPU_INT_LVL_LOW,
|
||
|
|
.dre_int_lvl = CPU_INT_LVL_OFF,
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
/* interrupt function name mapping */
|
||
|
|
#define UART_0_RXC_ISR USARTC0_RXC_vect /* Reception Complete Interrupt */
|
||
|
|
#define UART_0_DRE_ISR USARTC0_DRE_vect /* Data Register Empty Interrupt */
|
||
|
|
#define UART_0_TXC_ISR USARTC0_TXC_vect /* Transmission Complete Interrupt */
|
||
|
|
|
||
|
|
#define UART_1_RXC_ISR USARTE0_RXC_vect
|
||
|
|
#define UART_1_DRE_ISR USARTE0_DRE_vect
|
||
|
|
#define UART_1_TXC_ISR USARTE0_TXC_vect
|
||
|
|
|
||
|
|
#define UART_NUMOF ARRAY_SIZE(uart_config)
|
||
|
|
/** @} */
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#include "periph_conf_common.h"
|
||
|
|
|
||
|
|
#endif /* PERIPH_CONF_H */
|
||
|
|
/** @} */
|